a trench formed in said epitaxial layer extending from said top surface of said epitaxial layer through said source and body regions to a depth  $d_u$ , said depth  $d_u$  being less than said depth  $d_{max}$ , said trench being closer to said second point than said first point.

1 that

28. A trench DMOS transistor cell as in claim 27, wherein said body region has a portion exposed at said top surface of said epitaxial layer.

18. A trench DMOS transistor cell as in Claim 18, wherein said source region has a portion exposed at said top surface of said epitaxial layer.

depth  $d_{tr}$  is less than  $d_{max}$  by an amount sufficient to cause semiconductor surface breakdown to occur at a point closer to said first point than said second point.

e

2%. A trench DMOS transistor cell as in Claim 1%, wherein said epitaxial layer has a thickness d<sub>epi</sub> small enough to cause semiconductor surface breakdown to occur at point closer to location said first point than said second point.

2. A trench pMOS transistor cell as in Claim 17, wherein said trench, when riewed from above said top surface of said epitaxial structure, is polygonal, having a number of sides greater than four.

A trench DMOS transistor cell as in Claim 2/2, wherein said number of sides is six.

24. A trench DMOS transistor cell as in Claim 17, wherein said epitaxial layer has a thickness  $d_{epi}$ , said depth  $d_{epi}$  being

LAW OFFICES OF SKJERVEN, MORRILL, MSCPHERSON, FRANKLIN A FOIT!

25 METRO DRIVE SUITE 700 SAN JOSE, CA 95110 (400) 283-1222

